Equivalence Checking Using Cuts And Heaps
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 263-268
- https://doi.org/10.1109/dac.1997.597155
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Functional comparison of logic designs for VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Verification of large synthesized designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The use of random simulation in formal verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient equivalence checker for combinational circuitsPublished by Association for Computing Machinery (ACM) ,1996
- Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis EnvironmentProceedings of the 39th conference on Design automation - DAC '02, 1995
- Exploiting structural similarities in a BDD-based verification methodLecture Notes in Computer Science, 1995
- Verity—A formal verification program for custom CMOS circuitsIBM Journal of Research and Development, 1995
- Boolean Comparison of Hardware and FlowchartsIBM Journal of Research and Development, 1982