On guaranteed smooth scheduling for input-queued switches
- 19 December 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE/ACM Transactions on Networking
- Vol. 13 (6), 1364-1375
- https://doi.org/10.1109/tnet.2005.860104
Abstract
Input-queued switches are used extensively in the design of high-speed routers. As switch speeds and sizes increase, the design of the switch scheduler becomes a primary challenge, because the time interval for the matching computations needed for determining switch configurations becomes very small. Possible alternatives in scheduler design include increasing the scheduling interval by using envelopes , and using a frame-based scheduler that guarantees fixed rates between input-output pairs. However, both these alternatives have significant jitter drawbacks: the jitter increases with the envelope size in the first alternative, and previously-known methods do not guarantee tight jitter bounds in the second. In this paper, we propose a hybrid approach to switch scheduling. Traffic with tight jitter constraints is first scheduled using a frame-based scheduler that achieves low jitter bounds. Jitter-insensitive traffic is later scheduled using an envelope-based scheduler. The main contribution of this paper is a scheduler design for generating low-jitter schedules. The scheduler uses a rate matrix decomposition designed for low jitter and different from the minimum-bandwidth Birkhoff-Von Neumann (BV) decomposition. In addition to generating low-jitter schedules, this decomposition in the worst case yields fewer switch configuration matrices (O(n)) than the BV decomposition (O(n/sup 2/)), and so requires far less high-speed switch memory. We develop an efficient algorithm for decomposing the rate matrix and for scheduling the permutation matrices. We prove that our low-jitter algorithm has an O(logn) factor bound on its bandwidth consumption in comparison to the minimum-bandwidth BV decomposition. Experimentally, we find that the bandwidth increase in practice is much lower than the theoretical bound. We also prove several related performance bounds for our scheduler. Finally, we propose a practical algorithm for bandwidth-guaranteed algorithm, and show how our findings could even be extended to systems with large tuning time.Keywords
This publication has 29 references indexed in Scilit:
- A conflict-free protocol for optical WDMA networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Demonstration of a 1.2 Tb/s optical packet switch fabric (32×40 Gb/s) based on 40 Gb/s burst-mode clock-data-recovery, fast tunable lasers, and a high-performance N×N AWGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Birkhoff-von Neumann input buffered crossbar switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Towards simple, high-performance schedulers for high-aggregate bandwidth switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient time slot assignment algorithms for TDM hierarchical and nonhierarchical switching systemsIEEE Transactions on Communications, 2001
- Scheduling nonuniform traffic in a packet-switching system with small propagation delayIEEE/ACM Transactions on Networking, 1997
- A new evaluation criterion for Clos- and Benes-type rearrangeable switching networksIEEE Transactions on Communications, 1997
- An upper bound delay for the virtual-clock service disciplineIEEE/ACM Transactions on Networking, 1995
- Efficient algorithms for SS/TDMA schedulingIEEE Transactions on Communications, 1992
- Minimizing the Number of Switchings in an SS/TDMA SystemIEEE Transactions on Communications, 1985