The SNAP project: design of floating point arithmetic units
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 34, 156-165
- https://doi.org/10.1109/arith.1997.614891
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- A 1,000,000 transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting trivial and redundant computationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design of a 64-bit integer multiplier/divider unitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Faithful bipartite ROM reciprocal tablesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient initial approximation and fast converging methods for division and square rootPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approachIEEE Transactions on Computers, 1996
- A 4.4 ns CMOS 54×54-b multiplier using pass-transistor multiplexerIEEE Journal of Solid-State Circuits, 1995
- A Pipelined 64x64b Iterative Array MultiplierPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961