The directory-based cache coherence protocol for the DASH multiprocessor
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 148-159
- https://doi.org/10.1109/isca.1990.134520
Abstract
DASH is a scalable shared-memory multiprocessor whose architecture consists of powerful processing nodes, each with a portion of the shared-memory, connected to a scalable interconnection network. A key feature of DASH is its distributed direction-based cache coherence protocol. Unlike traditional snoopy coherence protocols, the DASH protocol does not rely on broadcast; instead it uses point-to-point messages sent between the processors and memories to keep caches consistent. Furthermore, the DASH system does not contain any single serialization or control point. While these features provide the basis for scalability, they also force a reevaluation of many fundamental issues involved in the design of a protocol. These include the issues of correctness, performance, and protocol complexity. The design of the DASH coherence protocol is presented and discussed from the viewpoint of how it addresses the above issues. Also discussed is a strategy for verifying the correctness of the protocol. A brief comparison of the protocol with the IEEE Scalable Coherent Interface protocol is made.<>Keywords
This publication has 11 references indexed in Scilit:
- An evaluation of directory schemes for cache coherencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Memory consistency and event ordering in scalable shared-memory multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An empirical evaluation of two memory-efficient directory methodsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Enabling onboard spacecraft autonomy though goal-based architectures: an integration of model-based artificial intelligence planning with procedural elaborationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Cache coherence protocols: evaluation using a multiprocessor simulation modelACM Transactions on Computer Systems, 1986
- Memory access buffering in multiprocessorsACM SIGARCH Computer Architecture News, 1986
- A low-overhead coherence solution for multiprocessors with private cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- How to Make a Multiprocessor Computer That Correctly Executes Multiprocess ProgramsIEEE Transactions on Computers, 1979
- A New Solution to Coherence Problems in Multicache SystemsIEEE Transactions on Computers, 1978
- Cache system design in the tightly coupled multiprocessor systemPublished by Association for Computing Machinery (ACM) ,1976