An 8-bit, 5 ns monolithic D/A converter subsystem
- 1 December 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 15 (6), 1033-1039
- https://doi.org/10.1109/JSSC.1980.1051514
Abstract
Describes a 5 ns settling time digital-to-analog converter device, which has been designed for use in video speed successive approximation analog to digital converters. The chip includes a precision reference source with a 25 ppm per degree C average temperature coefficient and a high-speed comparator. The successive approximation approach, restricted to low-speed converters until now, has the advantages of low cost and straightforward drive requirements. The achievement of the operating speeds described is dependent both on the circuit techniques used and the process employed. The DAC circuit, unlike most other devices, uses a multiple-matched current source array technique, which leads to a very linear, low glitch output. Without any form of trimming, most functional devices meet a /spl plusmn//SUP 1///SUB 2/ LSB differential and integral linearity specification, and many are /spl plusmn//SUP 1///SUB 4/ LSB or better.Keywords
This publication has 4 references indexed in Scilit:
- An 8-bit, 5 ns monolithic D/A converter subsystemIEEE Journal of Solid-State Circuits, 1980
- Circuit techniques for achieving high-speed resolution A/D conversionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- A monolithic, fully parallel, 8b A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- A 10-bit monolithic tracking A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978