Computation of steady-state CMOS latchup characteristics
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (2), 307-323
- https://doi.org/10.1109/43.3162
Abstract
No abstract availableKeywords
This publication has 29 references indexed in Scilit:
- SiC power devices — Present status, applications and future perspectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- The dynamics of latchup turn-on behavior in scaled CMOSIEEE Transactions on Electron Devices, 1985
- A VLSI-suitable Schottky-barrier CMOS processIEEE Transactions on Electron Devices, 1985
- A CMOS Structure with high latchup holding voltageIEEE Electron Device Letters, 1984
- Deflation Techniques and Block-Elimination Algorithms for Solving Bordered Singular SystemsSIAM Journal on Scientific and Statistical Computing, 1984
- An efficient numerical model of CMOS latch-upIEEE Electron Device Letters, 1983
- A locally parameterized continuation processACM Transactions on Mathematical Software, 1983
- Ein lokal überlinear konvergentes Verfahren zur Bestimmung von Rückkehrpunkten implizit definierter RaumkurvenNumerische Mathematik, 1982
- On Steplength Algorithms for a Class of Continuation MethodsSIAM Journal on Numerical Analysis, 1981
- An accurate numerical one-dimensional solution of the p-n junction under arbitrary transient conditionsSolid-State Electronics, 1968