Experimental model aid for planar design of transistor characteristics in integrated circuits
- 29 February 1976
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 19 (2), 125-127
- https://doi.org/10.1016/0038-1101(76)90089-7
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Computation of bipolar transistor base parameters for general distribution of impurities in baseIEEE Transactions on Electron Devices, 1972
- Technology for the design of low-power circuitsIEEE Journal of Solid-State Circuits, 1970
- The effects of lateral injection and base-widening on the high current-low voltage characteristics of transistorsSolid-State Electronics, 1970
- Iterative scheme for 1- and 2- dimensional d.c.-transistor simulationElectronics Letters, 1969
- Current gain and cutoff frequency falloff at high currentsIEEE Transactions on Electron Devices, 1969
- Correlation of diffusion process variations with variations in electrical parameters of bipolar transistorsProceedings of the IEEE, 1969
- The cutoff frequency falloff in UHF transistors at high currentsProceedings of the IEEE, 1966
- A self-consistent iterative scheme for one-dimensional steady state transistor calculationsIEEE Transactions on Electron Devices, 1964