A synchronous switched capacitor filter [CMOS Si-gate implementation]
- 1 June 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 15 (3), 301-305
- https://doi.org/10.1109/jssc.1980.1051388
Abstract
A new switched capacitor circuit is presented, realizing a moderate to high Q frequency emphasizing network. The original feature of this circuit is that its resonant frequency is equal to one half of the sampling frequency, and independent of the accuracy of the capacitor ratio or of any imperfection, both affecting only the Q factor. The gain is nearly proportional to the Q factor. An experimental circuit has been implemented in CMOS Si-gate technology with a programmable gain of 20 dB and 40 dB, corresponding to a Q factor of 8.6 and 79, respectively. Experimental results are in good agreement with the theory. Modifications of the basic circuit are proposed to cancel the effects of parasitic capacitances and to reduce the chip area.Keywords
This publication has 6 references indexed in Scilit:
- A single-chip NMOS dual-channel filter for PCM telephony applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- An electrically programmable analog NMOS second-order filterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Self-equalising sample-and-hold circuitsElectronics Letters, 1979
- Design of integrated analog CMOS circuits-a multichannel telemetry transmitter [single-stage differential amplifier]IEEE Journal of Solid-State Circuits, 1978
- MOS sampled data recursive filters using switched capacitor integratorsIEEE Journal of Solid-State Circuits, 1977
- Analog sample-data filtersIEEE Journal of Solid-State Circuits, 1972