EPIC: Explicitly Parallel Instruction Computing
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 33 (2), 37-45
- https://doi.org/10.1109/2.820037
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Automatic architectural synthesis of VLIW and EPIC processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The cydra 5 minisupercomputer: Architecture and implementationThe Journal of Supercomputing, 1993
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988