A preprocessing architecture for resolution enhancement in high-speed analog-to-digital converters
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 41 (6), 373-379
- https://doi.org/10.1109/82.300194
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- An 8-b 650-MHz folding ADCIEEE Journal of Solid-State Circuits, 1992
- An efficient residue to binary converter designIEEE Transactions on Circuits and Systems, 1988
- An 8-bit 100-MHz full-Nyquist analog-to-digital converterIEEE Journal of Solid-State Circuits, 1988
- An 8-bit video ADC incorporating folding and interpolation techniquesIEEE Journal of Solid-State Circuits, 1987
- A Monolithic 8-Bit Video A/D ConverterIEEE Journal of Solid-State Circuits, 1984
- A high-speed 7 bit A/D converterIEEE Journal of Solid-State Circuits, 1979
- A high-speed 8 bit A/D converter based on a Gray-code multiple folding circuitIEEE Journal of Solid-State Circuits, 1979
- Techniques for residue-to-analog conversion for residue-encoded digital filtersIEEE Transactions on Circuits and Systems, 1978
- Fast ADCIEEE Transactions on Nuclear Science, 1975
- Error Correction in Residue ArithmeticIEEE Transactions on Computers, 1972