Cellular Logic-in-Memory Arrays
- 1 August 1969
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-18 (8), 719-727
- https://doi.org/10.1109/t-c.1969.222754
Abstract
As a direct consequence of large-scale integration, many advantages in the design, fabrication, testing, and use of digital circuitry can be achieved if the circuits can be arranged in a two-dimensional iterative, or cellular, array of identical elementary networks, or cells. When a small amount of storage is included in each cell, the same array may be regarded either as a logically enhanced memory array, or as a logic array whose elementary gates and connections can be "programmed" to realize a desired logical behavior.Keywords
This publication has 12 references indexed in Scilit:
- Cellular Interconnection ArraysIEEE Transactions on Computers, 1968
- Fault Testing and Diagnosis in Combinational Digital CircuitsIEEE Transactions on Computers, 1968
- Sorting networks and their applicationsPublished by Association for Computing Machinery (ACM) ,1968
- A Survey of Microcellular ResearchJournal of the ACM, 1967
- Testing for faults in combinational cellular logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1967
- Cutpoint Cellular LogicIEEE Transactions on Electronic Computers, 1964
- A Bound on the Run Measure of Switching FunctionsIEEE Transactions on Electronic Computers, 1964
- A Sorting ProblemJournal of the ACM, 1962
- Associative self-sorting memoryPublished by Association for Computing Machinery (ACM) ,1960
- A high-speed sorting procedureCommunications of the ACM, 1959