The paper describes some analyses and simulations of the operation of programs in a paged memory. Patterns of page usage that are observed indicate that smaller page sizes may lead to a more economical implementation. Some predictive for paging-in are evaluated for their ability to reduce page faults.