The Post Office experience: designing a large asynchronous chip
- 31 October 1993
- journal article
- Published by Elsevier in Integration
- Vol. 15 (3), 341-366
- https://doi.org/10.1016/0167-9260(93)90036-c
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Beware the isochronic forkIntegration, 1992
- Mayfly: A general-purpose, scalable, parallel processing architectureHigher-Order and Symbolic Computation, 1992
- MicropipelinesCommunications of the ACM, 1989
- Trace Theory for Automatic Hierarchical Verification of Speed-Independent CircuitsPublished by MIT Press ,1989
- Compiling communicating processes into delay-insensitive VLSI circuitsDistributed Computing, 1986
- Direct Implementation of Asynchronous Control UnitsIEEE Transactions on Computers, 1982
- Stored State Asynchronous Sequential CircuitsIEEE Transactions on Computers, 1981
- Synthesis of Multiple-Input Change Asynchronous Machines Using Controlled Excitation and Flip-FlopsIEEE Transactions on Computers, 1973
- Internal State Assignments for Asynchronous Sequential MachinesIEEE Transactions on Electronic Computers, 1966