BIST-based diagnostics of FPGA logic blocks
- 23 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- Introducing redundancy in field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Using ILA testing for BIST in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Node-covering based defect and fault tolerance methods for increased yield in FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Evaluation of FPGA Resources for Built-In Self-Test of Programmable Logic BlocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Diagnosing Programmable Interconnect Systems for FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- On routability for FPGAs under faulty conditionsIEEE Transactions on Computers, 1995
- Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placementsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Verification Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1984
- Design of Easily Testable Bit-Sliced SystemsIEEE Transactions on Computers, 1981