Verification Testing—A Pseudoexhaustive Test Technique
- 1 June 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-33 (6), 541-546
- https://doi.org/10.1109/tc.1984.1676477
Abstract
A new approach to test pattern generation which is particularly suitable for self-test is described. Required computation time is much less than for present day automatic test pattern generation (ATPG) programs. Fault simulation or fault modeling is not required. More patterns may be obtained than from standard ATPG programs. However, fault coverage is much higher—all irredundant multiple as well as single stuck faults are detected. The test patterns are easily generated algorithmically either by program or hardware.Keywords
This publication has 10 references indexed in Scilit:
- Logic Test Pattern Generation Using Linear CodesIEEE Transactions on Computers, 1984
- Random Pattern TestabilityIEEE Transactions on Computers, 1984
- Exhaustive Test Pattern Generation with Constant Weight VectorsIEEE Transactions on Computers, 1983
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983
- Exhaustive Generation of Bit Patterns with Applications to VLSI Self-TestingIEEE Transactions on Computers, 1983
- Design for testability—A surveyProceedings of the IEEE, 1983
- Verification TestingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Weighted Syndrome Sums Approach to VLSI TestingIEEE Transactions on Computers, 1981
- Design for Autonomous TestIEEE Transactions on Computers, 1981
- An Advanced Fault Isolation System for Digital LogicIEEE Transactions on Computers, 1975