A self-timed wavefront array multiplier
- 13 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Data flow approach to self-timed logic in VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design procedures for differential cascode voltage switch circuitsIEEE Journal of Solid-State Circuits, 1986
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Two's Complement Parallel Array Multiplication AlgorithmIEEE Transactions on Computers, 1973
- Fast High-Accuracy Binary Parallel AdditionIEEE Transactions on Electronic Computers, 1960