Bulk Processing in Distributed Logic Memory
- 1 April 1965
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electronic Computers
- Vol. EC-14 (2), 186-196
- https://doi.org/10.1109/pgec.1965.263964
Abstract
Use of a content-addressable memory as a highly parallel digital computer is described. The ability to perform any arithmetic operation on many sets of data at the same time is shown. The memory organization and the storage of data are such that many operations are performed parallel by bit as well as parallel by word, resulting in more efficient algorithms and shorter execution times. Consideration of the limitations of a linear memory array in performing such operations leads to the description of a more efficient organization, called the two-dimensional distributed logic memory. The efficiency of this form in the bulk processing of data is illustrated by a number of algorithms for basic data processing operations, including matrix inversion.Keywords
This publication has 8 references indexed in Scilit:
- An Improved Cell MemoryIEEE Transactions on Electronic Computers, 1965
- The SOLOMON ComputerIEEE Transactions on Electronic Computers, 1963
- A content addressable distributed logic memory with applications to information retrievalProceedings of the IEEE, 1963
- Associative logic for highly parallel systemsPublished by Association for Computing Machinery (ACM) ,1963
- An organization of an associative cryogenic computerPublished by Association for Computing Machinery (ACM) ,1962
- A universal computer capable of executing an arbitrary number of sub-programs simultaneouslyPublished by Association for Computing Machinery (ACM) ,1959
- A Computer Oriented toward Spatial ProblemsProceedings of the IRE, 1958
- Two's Complement Multiplication in Binary Parallel Digital ComputersIRE Transactions on Electronic Computers, 1955