Architecture and compiler tradeoffs for a long instruction wordprocessor
- 1 April 1989
- proceedings article
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- An analysis of the computational and parallel complexity of the Livermore LoopsParallel Computing, 1988
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- The Warp Computer: Architecture, Implementation, and PerformanceIEEE Transactions on Computers, 1987
- How many addressing modes are enough?Published by Association for Computing Machinery (ACM) ,1987
- Compilation for a high-performance systolic arrayPublished by Association for Computing Machinery (ACM) ,1986
- Very Long Instruction Word architectures and the ELI-512Published by Association for Computing Machinery (ACM) ,1983
- The Compilation of Loop Induction ExpressionsACM Transactions on Programming Languages and Systems, 1979