Stable multi-domain generation and gate operation for Bloch line memory