A tapped electronically variable delay line suitable for integrated circuits
- 1 January 1966
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE
- Vol. 54 (8), 1118-1119
- https://doi.org/10.1109/PROC.1966.5042