PODEM-X: An Automatic Test Generation System for VLSI Logic Structures
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Multiple test generation algorithms and techniques described in this paper have been integrated into a unified system which has successfully produced tests for unpartitioned LSSD logic structures of up to 50,000 logic gates. The design concepts behind the creation of a unified system are presented, as are actual results obtained on large logic structures. System usability was significantly enhanced by the same concepts that facilitated the integration of multiple algorithms and techniques.Keywords
This publication has 5 references indexed in Scilit:
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972
- Branch-and-Bound Methods: A SurveyOperations Research, 1966
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966
- An Additive Algorithm for Solving Linear Programs with Zero-One VariablesOperations Research, 1965
- On an Improved Diagnosis ProgramIEEE Transactions on Electronic Computers, 1965