A nonsorting VLSI structure for implementing the (M, L) algorithm
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal on Selected Areas in Communications
- Vol. 6 (3), 538-546
- https://doi.org/10.1109/49.1922
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- A Multiprocessor Architecture for the (M, L)-Algorithm Suitable for VLSI ImplementationIEEE Transactions on Communications, 1986
- Efficient selection on a binary treeInformation Processing Letters, 1986
- VLSI Structures for Viterbi Receivers: Part I--General Theory and ApplicationsIEEE Journal on Selected Areas in Communications, 1986
- Implementation of a Viterbi Processor for a Digital Communications System with a Time-Dispersive ChannelIEEE Journal on Selected Areas in Communications, 1986
- Sequential Coding Algorithms: A Survey and Cost AnalysisIEEE Transactions on Communications, 1984
- The Design of Trellis Waveform CodersIEEE Transactions on Communications, 1982
- The viterbi algorithmProceedings of the IEEE, 1973
- Instrumentable tree encoding of information sources (Corresp.)IEEE Transactions on Information Theory, 1971