Automatic Variable-Width Routing for VLSI
- 1 October 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 2 (4), 271-284
- https://doi.org/10.1109/tcad.1983.1270045
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- An optimum channel-routing algorithm for polycell layouts of integrated circuitsPublished by Association for Computing Machinery (ACM) ,1988
- Symbolic Layout CompactionPublished by Springer Nature ,1984
- Automated Layout in ASHLAR: An Approach to the Problems of "General Cell" Layout for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A new two-dimensional routing algorithmPublished by Association for Computing Machinery (ACM) ,1982
- A combined force and cut algorithm for hierarchical VLSI layoutPublished by Association for Computing Machinery (ACM) ,1982
- Computation of Power Supply Nets in VLSI LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Circuit layoutProceedings of the IEEE, 1981
- A high quality, low cost router for MOS/LSIPublished by Association for Computing Machinery (ACM) ,1972
- IC mask layout with a single conductor layerPublished by Association for Computing Machinery (ACM) ,1970
- A solution to line-routing problems on the continuous planePublished by Association for Computing Machinery (ACM) ,1969