Strategies for Managing the Register File in RISC
- 1 November 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-32 (11), 977-989
- https://doi.org/10.1109/tc.1983.1676149
Abstract
The RISC (reduced instruction set computer) architecture attempts to achieve high performance without resorting to complex instructions and irregular pipelining schemes. One of the novel features of this architecture is a large register file which is used to minimize the overhead involved in procedure calls and returns. This paper investigates several strategies for managing this register file. The costs of practical strategies are compared with a lower bound on this management overhead, obtained from a theoretical optimal strategy, for several register file sizes.Keywords
This publication has 4 references indexed in Scilit:
- Cache MemoriesACM Computing Surveys, 1982
- A VLSI RISCComputer, 1982
- A portable compilerPublished by Association for Computing Machinery (ACM) ,1978
- A study of replacement algorithms for a virtual-storage computerIBM Systems Journal, 1966