Abstract
The digital filtering algorithm of W. D. Little, which employs a large RAM to obtain high speed, is implemented in a simple hardware configuration.

This publication has 4 references indexed in Scilit: