SOI-DRAM circuit technologies for low power high speed multigiga scale memories
- 1 April 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (4), 586-591
- https://doi.org/10.1109/4.499736
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Semiconductor technology crisis and challenges towards the year 2000Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An experimental 220 MHz 1 Gb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault-tolerant designs for 256 Mb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 Gb DRAM for file applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An experimental 256-Mb DRAM with boosted sense-ground schemeIEEE Journal of Solid-State Circuits, 1994
- An SOI-DRAM with wide operating voltage range by CMOS/SIMOX technologyIEEE Journal of Solid-State Circuits, 1994
- 256-Mb DRAM circuit technologies for file applicationsIEEE Journal of Solid-State Circuits, 1993
- A 500-megabyte/s data-rate 4.5 M DRAMIEEE Journal of Solid-State Circuits, 1993
- Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs)IEEE Journal of Solid-State Circuits, 1993
- A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECCIEEE Journal of Solid-State Circuits, 1990