This letter describes an unusual phenomenon observed in lateral-geometry p–n–p transistors in monolithic integrated circuits. The collector current falls almost to zero when the collector-emitter voltage exceeds a critical value. A hypothesis is advanced to explain the effect, and applications are outlined.