Teramac-configurable custom computing
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
-The Teramac configurable hardware system can execute synchronous logic designs of up to one mil- lion gates at rates up to l megahertz. A fully configured Teramac includes half a gigabyte of RAM and hardware support for large multiported register files. The system has been built from custom FPGA's packaged in large multichip modules,(MCMs). A large custom circuit (-1,000,000 gates) may be compiled onto the hardware in approximately 2 hours, without user intervention. The system is being used to explore the potential of custom computing machinery (CCM). 1 Teramac System OverviewKeywords
This publication has 9 references indexed in Scilit:
- Virtual computing and the Virtual ComputerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Searching genetic databases on Splash 2Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Virtual wires: overcoming pin limitations in FPGA-based logic emulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Splash 2Published by Association for Computing Machinery (ACM) ,1992
- A general purpose multiple way partitioning algorithmPublished by Association for Computing Machinery (ACM) ,1991
- Multiple-way network partitioningIEEE Transactions on Computers, 1989
- P-NAC: A Systolic Array for Comparing Nucleic Acid SequencesComputer, 1987
- An Improved Min-Cut Algonthm for Partitioning VLSI NetworksIEEE Transactions on Computers, 1984
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971