Techniques to increase the computational throughput of bit-serial architectures
- 24 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 12, 543-546
- https://doi.org/10.1109/icassp.1987.1169696
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Serial/Parallel architectures for area-efficient vector multiplicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A comparison of micro-DSP and Silicon compiler implementations of a polyphase network filter bankPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Fast Serial-Parallel Binary MultiplierIEEE Transactions on Computers, 1985
- Macrocell Design for Concurrent Signal ProcessingPublished by Springer Nature ,1983
- High-Speed Monolithic Multipliers for Real-Time Digital Signal ProcessingComputer, 1978
- A method for obtaining digital signatures and public-key cryptosystemsCommunications of the ACM, 1978
- Two's Complement Pipeline MultipliersIEEE Transactions on Communications, 1976