An approach to LSI implementation of a 2B1Q coded echo canceler for ISDN subscriber loop transmission
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 233-238
- https://doi.org/10.1109/icc.1989.49699
Abstract
An approach to large scale integration (LSI) implementation of the 2B1Q echo canceler for an integrated services digital network (ISDN) basic access interface is described. A hybrid architecture, using both analog and digital processing, is adopted for LSI implementation with a moderate circuit scale. Techniques using baud-rate sampling, such as square root f automatic gain control (AGC) equalization by power detection, timing extraction by peak estimation and a two-stage echo canceler with divided tables, are introduced to the system. Performance characteristics are also confirmed by computer simulation and a prototype system.<>Keywords
This publication has 6 references indexed in Scilit:
- A long reach digital subscriber loop transceiverBT Technology Journal, 2007
- A 13 bit ISDN-band oversampled ADC using two-stage third order noise shapingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Considerations in the VLSI circuit implementation of 2B1Q transceiversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A line terminating LSI using echo cancelling method for ISDN subscriber loop transitionIEEE Journal on Selected Areas in Communications, 1988
- Timing Recovery in Digital Subscriber Loops Using Baud-Rate SamplingIEEE Journal on Selected Areas in Communications, 1986
- A Line Termination Circuit for Burst-Mode Digital Subscriber Loop TransmissionIEEE Journal on Selected Areas in Communications, 1986