Data Acquisition and FASTBUS for the Mark II Detector
- 1 January 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 31 (1), 225-229
- https://doi.org/10.1109/TNS.1984.4333251
Abstract
The architecture of the data acquisition system for the upgraded MARK II Detector is sketched. FASTBUS electronics planned for the system are discussed.Keywords
This publication has 8 references indexed in Scilit:
- A FASTBUS Controller Module Using a MULTIBUS MPUIEEE Transactions on Nuclear Science, 1983
- FASTBUS Host Interface for VAX/VMSIEEE Transactions on Nuclear Science, 1983
- The FASTBUS Segment InterconnectIEEE Transactions on Nuclear Science, 1982
- The Vax CAMAC ChannelIEEE Transactions on Nuclear Science, 1981
- High Resolution Time-of-Flight Electronics SystemIEEE Transactions on Nuclear Science, 1980
- Fast Track-Finding Trigger Processor for the SLAC/LBL Mark II DetectorIEEE Transactions on Nuclear Science, 1978
- Semi-Autonomous Controller for Data Acquisition the Brilliant ADCIEEE Transactions on Nuclear Science, 1978
- Drift Chamber and Pulse Height Readout Systems Using Analog MultiplexingIEEE Transactions on Nuclear Science, 1977