A totally digital approach to radar beam forming implementation is being developed. This paper describes the signal processor design approach, with emphasis on the methodology employed to maximize the payoff of VLSI technology. An emulation of the beam former was developed using a network of microprocessors to allow algorithm development and parameter verification.