Very Compact FPGA Implementation of the AES Algorithm
Top Cited Papers
- 1 January 2003
- book chapter
- Published by Springer Nature in Lecture Notes in Computer Science
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Design and performance testing of a 2.29-GB/s rijndael processorIEEE Journal of Solid-State Circuits, 2003
- A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAELPublished by Association for Computing Machinery (ACM) ,2003
- An Optimized S-Box Circuit Architecture for Low Power AES DesignLecture Notes in Computer Science, 2003
- 2Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative AnalysisLecture Notes in Computer Science, 2003
- A fully pipelined memoryless 17.8 Gbps AES-128 encryptorPublished by Association for Computing Machinery (ACM) ,2003
- Securing wireless dataPublished by Association for Computing Machinery (ACM) ,2002
- Two Methods of Rijndael Implementation in Reconfigurable HardwareLecture Notes in Computer Science, 2001
- Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator BoardLecture Notes in Computer Science, 2001
- An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalistsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipeliningPublished by Association for Computing Machinery (ACM) ,2001