A generalized multilevel inverter topology with self voltage balancing
- 7 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 2024-2031
- https://doi.org/10.1109/ias.2000.882155
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Steady-state analysis and design of a switched-capacitor DC-DC converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Five level GTO inverters for large induction motor drivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Comparison of multilevel inverters for static VAr compensationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automotive electrical systems-the power electronics market of the futurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A multilevel voltage-source inverter with separate DC sources for static VAr generationIEEE Transactions on Industry Applications, 1996
- Multilevel converters-a new breed of power convertersIEEE Transactions on Industry Applications, 1996
- Small-signal model of the Cockcroft-Walton voltage multiplierIEEE Transactions on Power Electronics, 1994
- Theoretical performance of the capacitor-diode voltage multiplier fed by a current sourceIEEE Transactions on Power Electronics, 1993
- Topological generation and analysis of voltage multiplier circuitsIEEE Transactions on Circuits and Systems, 1977
- Theoretical performance of voltage multiplier circuitsIEEE Journal of Solid-State Circuits, 1971