RICE: rapid interconnect circuit evaluation using AWE
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (6), 763-776
- https://doi.org/10.1109/43.285250
Abstract
This paper describes the Rapid Interconnect Circuit Evaluator (RICE) software developed specifically to analyze RC and RLC interconnect circuit models of virtually any size and complexity. RICE focuses specifically on the passive interconnect problem by applying the moment-matching technique of Asymptotic Waveform Evaluation (AWE) and application-specific circuit analysis techniques to yield large gains in run-time efficiency over circuit simulation without sacrificing accuracy. Moreover, this focus of AWE on passive interconnect problems permits the use of moment-matching techniques that produce stable, pre-characterized, reduced-order models for RC and RLC interconnects. RICE is demonstrated to be as accurate as a transient circuit simulation with hundreds or thousands of times the efficiency. The use of RICE is demonstrated on several VLSI interconnect and off-chip microstrip models.Keywords
This publication has 14 references indexed in Scilit:
- Evaluating RC-interconnect using moment-matching approximationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AWEsim: a program for the efficient analysis of linear(ized) circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asymptotic waveform evaluation for circuits containing floating nodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques for calculating currents and voltages in VLSI power supply networksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Charge-Sharing Models for Switch-Level SimulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Timing Analysis and Performance Improvement of MOS VLSI DesignsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI ChipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Stable reduced-order models using Padé-type approximationsIEEE Transactions on Automatic Control, 1974
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948