Electrical characteristics of 8-/spl Aring/ EOT HfO/sub 2//TaN low thermal-budget n-channel FETs with solid-phase epitaxially regrown junctions
- 19 June 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 53 (7), 1657-1668
- https://doi.org/10.1109/ted.2006.876274
Abstract
The authors demonstrate high-performing n-channel transistors with a HfO2/TaN gate stack and a low thermal-budget process using solid-phase epitaxial regrowth of the source and drain junctions. The thinnest devices have an equivalent oxide thickness (EOT) of 8 Aring, a leakage current of 1.5 A/cm2 at VG=1 V, a peak mobility of 190 cm2/Vmiddots, and a drive-current of 815 muA/mum at an off-state current of 0.1 muA/mum for VDD=1.2 V. Identical gate stacks processed with a 1000-degC spike anneal have a higher peak mobility at 275 cm2/Vmiddots, but a 5-Aring higher EOT and a reduced drive current at 610 muA/mum. The observed performance improvement for the low thermal-budget devices is shown to be mostly related to the lower EOT. The time-to-breakdown measurements indicate a maximum operating voltage of 1.6 V (1.2 V at 125 degC) for a ten-year lifetime, whereas positive-bias temperature-instability measurements indicate a sufficient lifetime for operating voltages below 0.75 VKeywords
This publication has 39 references indexed in Scilit:
- Degradation and breakdown of 0.9 nm EOT SiO/sub 2/ ALD HfO/sub 2/metal gate stacks under positive constant voltage stressPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Mobility enhancement of high-k gate stacks through reduced transient chargingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Abrupt breakdown in dielectric/metal gate stacks: a potential reliability limitation?IEEE Electron Device Letters, 2005
- High performance FDSOI CMOS technology with metal gate and high-kPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Interface engineering for enhanced electron mobilities in W/HfO/sub 2/ gate stacksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Implications of progressive wear-out for lifetime extrapolation of ultra-thin (EOT ~ 1 mn) SiON filmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Acceleration factors and mechanistic study of progressive breakdown in small area ultra-thin gate oxidesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- High-$kappa$/Metal–Gate Stack and Its MOSFET CharacteristicsIEEE Electron Device Letters, 2004
- Experimental evidence of T/sub BD/ power-law for voltage dependence of oxide breakdownIEEE Transactions on Electron Devices, 2002
- A comparison of quantum-mechanical capacitance-voltage simulatorsIEEE Electron Device Letters, 2001