A Fast Linearization Method to Evaluate The Effects of Circuits Contingencies Upon System Load-Bus Voltages

Abstract
A fast linearization method devised to evaluate the effects of single or multiple-circuit contingencies upon the system load-bus voltages is presented.

This publication has 7 references indexed in Scilit: