Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (5), 1217-1225
- https://doi.org/10.1109/4.62145
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- LocusRoute: a parallel global router for standard cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dielectric based antifuse for logic and memory ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 9000-gate user-programmable gate arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The effect of switch box flexibility on routability of field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- The effect of logic block complexity on area of programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- A 5000-gate CMOS EPLD with multiple logic and interconnect arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- An experimental 512-bit nonvolatile memory with ferroelectric storage cellIEEE Journal of Solid-State Circuits, 1988
- A Cmos Electrically Configurable Gate ArrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987