Hierarchical finite state machines with multiple concurrency models
- 1 June 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 18 (6), 742-760
- https://doi.org/10.1109/43.766725
Abstract
This paper studies the semantics of hierarchical finite state machines (FSM's) that are composed using various concurrency models, particularly dataflow, discrete-events, and synchronous/reactive modeling. It is argued that all three combinations are useful, and that the concurrency model can be selected independently of the decision to use hierarchical FSM's. In contrast, most formalisms that combine FSM's with concurrency models, such as statecharts (and its variants) and hybrid systems, tightly integrate the FSM semantics with the concurrency semantics. An implementation that supports three combinations is described.Keywords
This publication has 27 references indexed in Scilit:
- Operational and compositional semantics of synchronous automaton compositionsPublished by Springer Nature ,2006
- Dynamic data flow and control flow in high level DSP code synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Low Power 8 x 8 Direct 2-D DCT Chip DesignJournal of Signal Processing Systems, 2000
- Cycle-static dataflowIEEE Transactions on Signal Processing, 1996
- Software Synthesis from Dataflow GraphsPublished by Springer Nature ,1996
- Dataflow process networksProceedings of the IEEE, 1995
- Hardware-software codesign of embedded systemsIEEE Micro, 1994
- Scheduling dynamic dataflow graphs with bounded memory using the token flow modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A calculus of mobile processes, IInformation and Computation, 1992
- Static Scheduling of Synchronous Data Flow Programs for Digital Signal ProcessingIEEE Transactions on Computers, 1987