Subword parallelism with MAX-2
- 1 August 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 16 (4), 51-59
- https://doi.org/10.1109/40.526925
Abstract
MAX-2 illustrates how a small set of instruction extensions can provide subword parallelism to accelerate media processing and other data-parallel programs. This article proposes that subword parallelism-parallel computation on lower precision data packed into a word-is an efficient and effective solution for accelerating media processing. As an example, it describes MAX-2, a very lean, RISC-like set of media acceleration primitives included in the 64-bit PA-RISC 2.0 architecture. Because MAX-2 strives to be a minimal set of instructions, the article discusses both instructions included and excluded. Several examples illustrate the use of MAX-2 instructions, which provide subword parallelism in a word-oriented general-purpose processor at essentially no incremental cost.Keywords
This publication has 9 references indexed in Scilit:
- Pathlength reduction features in the PA-RISC architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improving performance for software MPEG playersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 64-bit and multimedia extensions in the PA-RISC 2.0 architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Realtime MPEG video via software decompression on a PA-RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Advanced performance features of the 64-bit PA-8000Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The visual instruction set (VIS) in UltraSPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accelerating multimedia with enhanced microprocessorsIEEE Micro, 1995
- Precision architectureComputer, 1989
- Very high-speed computing systemsProceedings of the IEEE, 1966