A Class of Array Architectures for Hardware Grid Routers
- 1 April 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 5 (2), 245-255
- https://doi.org/10.1109/tcad.1986.1270193
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- A Class of Cellular Architectures to Support Physical Design AutomationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- A Survey of Hardware Accelerators Used in Computer-Aided DesignIEEE Design & Test of Computers, 1984
- Wire-routing machines—New tools for VLSI physical designProceedings of the IEEE, 1983
- Automated Rip-Up and Reroute TechniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Hardware Support for Automatic RoutingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Global Wiring on a Wire Routing MachinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A Parallel Bit Map Processor Architecture for DA AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Some Variations of Lee's AlgorithmIEEE Transactions on Computers, 1976
- The Lee Path Connection AlgorithmIEEE Transactions on Computers, 1974
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961