Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications
Top Cited Papers
- 31 December 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 57 (4), 850-862
- https://doi.org/10.1109/tcsi.2009.2027626
Abstract
The conventional digital hardware computational blocks with different structures are designed to compute the precise results of the assigned calculations. The main contribution of our proposed Bio-inspired Imprecise Computational blocks (BICs) is that they are designed to provide an applicable estimation of the result instead of its precise value at a lower cost. These novel structures are more efficient in terms of area, speed, and power consumption with respect to their precise rivals. Complete descriptions of sample BIC adder and multiplier structures as well as their error behaviors and synthesis results are introduced in this paper. It is then shown that these BIC structures can be exploited to efficiently implement a three-layer face recognition neural network and the hardware defuzzification block of a fuzzy processor.Keywords
This publication has 35 references indexed in Scilit:
- Approximation of sigmoid function and the derivative for hardware implementation of artificial neuronsIEE Proceedings - Circuits, Devices and Systems, 2004
- Fusion of soft computing and hard computing in industrial applications: an overviewIEEE Transactions on Systems, Man and Cybernetics, Part C (Applications and Reviews), 2002
- Analog VLSI neural network with digital perturbative learningIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
- An efficient fuzzy controller architecture in SC techniqueIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
- Implementation of reaction-diffusion cellular automataIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- A low-power array multiplier using separated multiplication techniqueIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- A survey of defuzzification strategiesInternational Journal of Intelligent Systems, 2001
- A modular programmable CMOS analog fuzzy controller chipIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Analog hardware implementation issues in deterministic Boltzmann machinesIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
- Area-time-power tradeoffs in parallel addersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1996