Verifying Safety Properties of a PowerPC− Microprocessor Using Symbolic Model Checking without BDDs
- 1 January 1999
- book chapter
- Published by Springer Nature in Lecture Notes in Computer Science
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Verifying temporal properties of sequential machines without building their state diagramsPublished by Springer Nature ,2005
- Verifying Safety Properties of a PowerPC− Microprocessor Using Symbolic Model Checking without BDDsLecture Notes in Computer Science, 1999
- Design constraints in symbolic model checkingLecture Notes in Computer Science, 1998
- Model checking and modular verificationACM Transactions on Programming Languages and Systems, 1994
- The SMV SystemPublished by Springer Nature ,1993
- Symbolic model checking: 1020 States and beyondInformation and Computation, 1992
- Model checking and abstractionPublished by Association for Computing Machinery (ACM) ,1992
- MODELING AND VERIFYING SYSTEMS AND SOFTWARE IN PROPOSITIONAL LOGICPublished by Elsevier ,1990
- A Structure-preserving Clause Form TranslationJournal of Symbolic Computation, 1986