Top-gated graphene field-effect-transistors formed by decomposition of SiC
- 3 March 2008
- journal article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 92 (9)
- https://doi.org/10.1063/1.2889959
Abstract
Top-gated, few-layer graphene field-effect transistors (FETs) fabricated on thermally-decomposed semi-insulating 4H-SiC substrates are demonstrated. Physical vapor deposited SiO2 is used as the gate dielectric. A two-dimensional hexagonal arrangement of carbon atoms with the correct lattice vectors, observed by high-resolution scanning tunneling microscopy, confirms the formation of multiple graphene layers on top of the SiC substrates. The observation of n-type and p-type transition further verifies Dirac Fermions unique transport properties in graphene layers. The measured electron and hole mobility on these fabricated graphene FETs are as high as 5400 cm2/Vs and 4400 cm2/Vs respectively, which are much larger than the corresponding values from conventional SiC or silicon.Keywords
All Related Versions
This publication has 21 references indexed in Scilit:
- A Graphene Field-Effect DeviceIEEE Electron Device Letters, 2007
- The rise of grapheneNature Materials, 2007
- Electronic Confinement and Coherence in Patterned Epitaxial GrapheneScience, 2006
- Experimental observation of the quantum Hall effect and Berry's phase in grapheneNature, 2005
- Electric Field Effect in Atomically Thin Carbon FilmsScience, 2004
- Ballistic carbon nanotube field-effect transistorsNature, 2003
- GaAs MOSFET with oxide gate dielectric grown by atomic layer depositionIEEE Electron Device Letters, 2003
- Electrical characterization of germanium p-channel MOSFETsIEEE Electron Device Letters, 2003
- Vertical scaling of carbon nanotube field-effect transistors using top gate electrodesApplied Physics Letters, 2002
- Room-temperature transistor based on a single carbon nanotubeNature, 1998