Interfacing synchronous and asynchronous modules within a high-speed pipeline
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Pausible clocking: a first step toward heterogeneous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pipeline synchronizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300-MHz 64-b quad-issue CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1995
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Q-modules: internally clocked delay-insensitive modulesIEEE Transactions on Computers, 1988
- Anomalous Behavior of Synchronizer and Arbiter CircuitsIEEE Transactions on Computers, 1973