Techniques for fast instruction cache performance evaluation
- 1 January 1993
- journal article
- Published by Wiley in Software: Practice and Experience
- Vol. 23 (1), 95-118
- https://doi.org/10.1002/spe.4380230107
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- Fast instruction cache performance evaluation using compile-time analysisACM SIGMETRICS Performance Evaluation Review, 1992
- Evaluating associativity in CPU cachesIEEE Transactions on Computers, 1989
- TRAPEDS: producing traces for multicomputers via execution driven simulationACM SIGMETRICS Performance Evaluation Review, 1989
- A portable global optimizer and linkerACM SIGPLAN Notices, 1988
- Accurate low-cost methods for performance evaluation of cache memory systemsIEEE Transactions on Computers, 1988
- ATUM: a new technique for capturing address traces using microcodeACM SIGARCH Computer Architecture News, 1986
- Cache MemoriesACM Computing Surveys, 1982
- Measurement and analysis of instruction use in the VAX-11/780ACM SIGARCH Computer Architecture News, 1982
- A case study of VAX-11 instruction set usage for compiler executionACM SIGPLAN Notices, 1982
- An instruction timing model of CPU performanceACM SIGARCH Computer Architecture News, 1977