Logic Extraction and Factorization for Low Power
- 1 December 1995
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the 39th conference on Design automation - DAC '02
- p. 248-253
- https://doi.org/10.1109/dac.1995.250099
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- PCUBE: A performance driven placement algorithm for low power designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit activity based logic synthesis for low power reliable operationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Technology decomposition and mapping targeting low power dissipationPublished by Association for Computing Machinery (ACM) ,1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- On average power dissipation and random pattern testability of CMOS combinational logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- HYPER-LP: a system for power minimization using architectural transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Probabilistic simulation for reliability analysis of CMOS VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990