Hysteresis I-V effects in short-channel Silicon MOSFET's
- 1 July 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 8 (7), 300-302
- https://doi.org/10.1109/edl.1987.26638
Abstract
Hysteresis in Ids-Vdscharacteristics is observed at high drain voltages in short-channel silicon MOSFET's biased into the normally off regime, the degree of which depends on the substrate and gate biases. The MOSFET switches at this hysteresis point from subthreshold to space-charge limited current behavior. It is proposed that this hysteresis effect is due to avalanched holes which accumulate at the gate interface, causing a deformation of the potential distribution in the substrate and the triggering of the device into space-charge limited current behavior.Keywords
This publication has 6 references indexed in Scilit:
- Relaxation effects in NMOS transistors after hot-carrier stressingIEEE Electron Device Letters, 1987
- Performance and hot-carrier effects of small CRYO-CMOS devicesIEEE Transactions on Electron Devices, 1987
- Short-channel MOS transistors in the avalanche-multiplication regimeIEEE Transactions on Electron Devices, 1982
- VLSI limitations from drain-induced barrier loweringIEEE Transactions on Electron Devices, 1979
- Geometrical factors in avalanche punchthrough eraseIEEE Transactions on Electron Devices, 1977
- Subthreshold design considerations for insulated gate field-effect transistorsIEEE Journal of Solid-State Circuits, 1974