Considerations for scaled CMOS source/drains