Computer-aided topological design for integrated circuits
- 1 November 1973
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuit Theory
- Vol. 20 (6), 717-725
- https://doi.org/10.1109/TCT.1973.1083768
Abstract
Component placement and wire routing are looked at as a coupled surface layering problem on two planes. This problem is transformed into a graph theoretic synthesis problem by neglecting the lateral dimensions of components and wiring. A solution is given by programmable algorithms.Keywords
This publication has 10 references indexed in Scilit:
- Theory of multiplace graphsIEEE Transactions on Circuits and Systems, 1975
- A Proper Model for Testing the Planarity of Electrical CircuitsBell System Technical Journal, 1973
- Die Schaltungsintegration als graphentheoretisches SyntheseproblemElectrical Engineering, 1972
- Die Lösung des Problems der topologischen SchaltungsintegrationElectrical Engineering, 1972
- Mengentheorie verallgemeinerter GraphenElectrical Engineering, 1972
- Embedding a graph in a plane with certain constraintsIEEE Transactions on Circuit Theory, 1970
- Topological synthesis procedure for circuit integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1969
- Einbettung von Streckenkomplexen in die EbeneMathematische Annalen, 1966
- Computer Recognition and Extraction of Planar Graphs from the Incidence MatrixIEEE Transactions on Circuit Theory, 1966
- Das topologische Problem der gedruckten Schaltung und seine LösungElectrical Engineering, 1964